Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - verilog sdram

Search list

[Embeded-SCM Develop] ref-ddr-sdram-verilog.zip

Description: sdram的verilog的源码实现
Platform: | Size: 903683 | Author: | Hits:

[Other resource] 标准SDR SDRAM控制器参考设计_verilog_lattice

Description: 标准SDR SDRAM控制器参考设计，Lattice提供的verilog源代码-standard SDR SDRAM controller reference design, the Lattice Verilog source code
Platform: | Size: 204299 | Author: 陈旭 | Hits:

[Other resource] sdr sdram controller

Description: ALTERA sdram vhdl与verilog参考设计-Altera SDRAM VHDL and Verilog reference design
Platform: | Size: 2459435 | Author: 陈东平 | Hits:

[VHDL-FPGA-Verilog] SDRAM

Description: FPGA SDRAM控制器Verilog源码，通过测试-FPGA SDRAM VERILOG
Platform: | Size: 5120 | Author: 大海 | Hits:

[VHDL-FPGA-Verilog] SDRAM-control

Description: SDRAM控制器的Verilog源代码，主要用于SDR-SDRAM-SDRAM controller
Platform: | Size: 2824192 | Author: 金文超 | Hits:

[VHDL-FPGA-Verilog] sdr_sdram

Description: sdram控制器，verilog语言写的-sdram controller, verilog language to write
Platform: | Size: 2048 | Author: xwj | Hits:

[VHDL-FPGA-Verilog] sdr-sdram-(verilog)

Description: Altera的SDR SDRAM模型，verilog实现，带说明书文件以及仿真文件、SDRAM原型文件。-Altera' s SDR SDRAM model, verilog implementation, with manual files and simulation files, SDRAM prototype file.
Platform: | Size: 777216 | Author: 左左 | Hits:

[VHDL-FPGA-Verilog] sdram_mdl

Description: verilog编写的对SDRAM的控制的源代码，开发FPGA/CPLD-verilog SDRAM write control of the source code, development FPGA/CPLD
Platform: | Size: 2286592 | Author: luoqv | Hits:

[VHDL-FPGA-Verilog] SDRAM_CONTROLlER_Modelsim

Description: SDRAM控制器，Verilog代码编写，让你快速了解SDRAM的读写时序。包含Modelsim仿真工程和文档-SDRAM controller, Verilog coding, allows you to quickly understand the SDRAM read and write timing. Modelsim simulation engineering and contains study notes
Platform: | Size: 2302976 | Author: 小单 | Hits:

[VHDL-FPGA-Verilog] controller-design-of-sdram-

Description: 基于FPGA对sdram控制器的设计（VERILOG语言）-FPGA-based controller design of sdram (VERILOG language)
Platform: | Size: 2823168 | Author: 黄飞 | Hits:

[VHDL-FPGA-Verilog] sdram

Description: verilog sdram读写控制，实现数据存储于发送-sdram read and write，data store and communication
Platform: | Size: 7168 | Author: john | Hits:

[VHDL-FPGA-Verilog] SDRAM

Description: 用Verilog写的SDRAM测试程序。先向SDRAM里面写数据，然后再将数据读出来做比较。-Written using Verilog SDRAM test program. Xianxiang SDRAM write data inside, and then read out the data for comparison.
Platform: | Size: 8192 | Author: Daniel | Hits:

[VHDL-FPGA-Verilog] verilog-SDRAM

Description: 用verilog语言写的SDRAM读写控制器的程序，经测试有效。-Written in verilog language SDRAM read and write controller procedures, the test is valid.
Platform: | Size: 21216256 | Author: 谢嘉树 | Hits:

[VHDL-FPGA-Verilog] sdram controller

Description: Introduction Synchronous DRAMs have become the memory standard in many designs. They provide substantial advances in DRAM performance. They synchronously burst data at clock speeds presently up to 143MHz. They also provide hidden precharge time and the ability to randomly change column addresses on each clock cycle during a burst cycle. This reference design provides the user with a baseline SDRAM Controller design. The user may modify the design to meet specific design requirements. This document provides information on how this design operates and shows the user where changes can be made to support other functionality.
Platform: | Size: 8192 | Author: Robuster | Hits:

[VHDL-FPGA-Verilog] sdram_ip

Description: 完成SDRAM的上电配置，状态机编写其读写模块，存储模块，并通过两个异步作为存储和读取的通道(Complete the SDRAM power-on configuration, the state machine to write its read-write module, memory module, and through two asynchronous as a storage and read the channel)
Platform: | Size: 166912 | Author: 子炎恋紫雪 | Hits:

[VHDL-FPGA-Verilog] my_sdram_mdl

Description: 此功能为altera fpga 的sdram 控制器，串口接收与发送(This feature altera fpga sdram controller, serial port to receive and send)
Platform: | Size: 1206272 | Author: flyhouse112 | Hits:

[VHDL-FPGA-Verilog] sdr_sdram

Description: sdram使用接口仿真，altera公司ip使用方法(sdram verilog. SDRAM using interface simulation, Altera company IP use method)
Platform: | Size: 12288 | Author: 风雪来 | Hits:

[VHDL-FPGA-Verilog] FPGA_SDRAM

Description: 基于Verilog语言的SDARAM代码(SDARAM code based on Verilog language)
Platform: | Size: 3487744 | Author: 哈哈凸 | Hits:

[VHDL-FPGA-Verilog] sdram

Description: sdram的驱动开发，支持单字节读写，全页读写，自定义长度读写。(SDRAM drive development, support single byte read and write, full page read and write, custom length read and write.)
Platform: | Size: 7446528 | Author: 过客3944 | Hits:

[VHDL-FPGA-Verilog] sdram_test

Description: 针对黑金AX309开发板的SDRAM控制程序。基于ISE 14.7，语言为Verilog。实测可用。(For the black gold AX309 development board SDRAM control program. Based on ISE 14.7, the language is Verilog. Measured available.)
Platform: | Size: 2797568 | Author: 曹玄德 | Hits:
« 1 2 3 45 6 7 8 9 10 ... 16 »

CodeBus www.codebus.net